View ICS840001-34_286764.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

PRELIMINARY
Integrated Circuit Systems, Inc.
ICS840001-34
FEMTOCLOCKSTMCRYSTAL-TOLVCMOS/LVTTL FREQUENCY SYNTHESIZER
FEATURES
* (2) LVCMOS/LVTTL outputs, 20 typical output impedence (1) Main clock output (Q) (1) Three-state reference clock output (REF_CLK) * Crystal oscillator interface can accept crystals from 15.3125MHz to 42.67MHz, 18pF parallel resonant crystal * Output frequency range: 81.67MHz to 213.33MHz * VCO range: 490MHz to 640MHz * RMS phase jitter @ 106.25MHz, using a 26.5625MHz crystal (637kHz - 10MHz): 0.38ps (typical) * 3.3V operating supply * 0C to 70C ambient operating temperature
GENERAL DESCRIPTION
The ICS840001-34 is a two output LVCMOS/ LVTTL Synthesizer and a member of the HiPerClockSTM HiPerClocks TM family of high performance devices from ICS. One output is the LVCMOS/ LVTTL main synthesized clock output (Q) and one output is a three-state LVCMOS/LVTTL reference clock (REF_CLK) output at the frequency of the crystal oscillator. The device can accept crystal from 15.3125MHz to 42.67MHz and can synthesize outputs from 81.67MHz to 213.33MHz.The ICS840001-34 has excellent <1ps phase jitter performance over the 637kHz - 10MHz integration range. The ICS840001-34 is packaged in a 3mm x 3mm 16-pin VFQFN, making it ideal for use on space constrained boards.
ICS
COMMON APPLICATION CONFIGURATION TABLE
Inputs Crystal 40 26.5625 40 26.5625 25 25 22.5 19.44 M Divider 15 24 15 24 25 25 25 32 VCO (MHz) 600 637.5 600 637.5 62 5 62 5 562.5 622.08 N Divider 6 6 4 3 5 4 3 4 Output Frequency (MHz) 100 106.25 150 212.5 125 156.25 187.5 155.52 Application Serial Attached (SCSI), PCI ExpressTM, Processor Clock Fibre Channel Serial ATA (SATA), Processor Clock Fibre Channel 2 Ethernet 10 Gigabit Ethernet 12 Gigabit Ethernet SONET
BLOCK DIAGRAM
OE (Pullup) REF_CLK
PIN ASSIGNMENT
VDDA REF_CLK nc nc
OE 1 XTAL_IN
16 15 14 13 12 11 10 9 5
M1
Q VDDO GND VDD
OSC
XTAL_OUT
Phase Detector
VCO
490MHz - 640MHz
00 = /3 01 = /4 10 = /5 11 = /6 (default)
XTAL_IN 2 Q XTAL_OUT 3 M0 4 6
nc
7
N0
8
N1
11 = /15 (default) 10 = /24 01 = /25 00 = /32
M1 M0 (Pullup) (Pullup)
ICS840001-34
16-Lead VFQFN 3mm x 3mm x 0.95 package body K Package Top View
N1 (Pullup) (Pullup) N0
The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice. 840001AK-34 www.icst.com/products/hiperclocks.html REV. A MAY 6, 2005
1
PRELIMINARY
Integrated Circuit Systems, Inc.
ICS840001-34
FEMTOCLOCKSTMCRYSTAL-TOLVCMOS/LVTTL FREQUENCY SYNTHESIZER
Type Input Input Input Pullup Pullup Description Output enable pin. When HIGH, REF_CLK output is enabled. When LOW, forces REF_CLK to HiZ state. LVCMOS/LVTTL interface levels. Cr ystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output. M divider inputs. LVCMOS/LVTTL interface levels. See Table 3B. No connect. Determines output divider value as defined in Table 3C. LVCMOS/LVTTL interface levels. Core supply pin. Power supply ground. Output supply pin. Single-ended clock output. LVCMOS/LVTTL interface levels. 20 typical output impedance. Single-ended three-state reference clock output. LVCMOS/LVTTL interface levels. 20 typical output impedance. Analog supply pin.
TABLE 1. PIN DESCRIPTIONS
Number 1 2,3 4, 5 6, 14, 15 7, 8 9 10 11 12 13 16 Name OE XTAL_OUT, XTAL_IN M0, M1 nc N0, N1 VDD GND VDDO Q REF_CLK VDDA
Unused Input Power Power Power Output Output Power Pullup
NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.
TABLE 2. PIN CHARACTERISTICS
Symbol CIN CPD RPULLUP ROUT Parameter Input Capacitance Power Dissipation Capacitance Input Pullup Resistor Output Impedance VDD, VDDA, VDDO = 3.465V Test Conditions Minimum Typical 4 8 51 20 Maximum Units pF pF k
TABLE 3A. CONTROL FUNCTION TABLE
Control Inputs OE 0 1 Output REF_CLK Hi-Z Active
TABLE 3B. M DIVIDER FUNCTION TABLE
Control Inputs M1 0 0 1 1 M0 0 1 0 1 Feedback Divider Ratio /32 /25 /24 /15 (default)
TABLE 3C. N DIVIDER FUNCTION TABLE
Control Inputs N1 0 0 1 1 N0 0 1 0 1 Output Divider Ratio /3 /4 /5 /6 (default)
840001-34AK
www.icst.com/products/hiperclocks.html
2
REV. A MAY 6, 2005
PRELIMINARY
Integrated Circuit Systems, Inc.
ICS840001-34
FEMTOCLOCKSTMCRYSTAL-TOLVCMOS/LVTTL FREQUENCY SYNTHESIZER
4.6V -0.5V to VDD + 0.5 V -0.5V to VDD + 0.5V 51.5C/W (0 lfpm) -65C to 150C NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.
ABSOLUTE MAXIMUM RATINGS
Supply Voltage, VDD Inputs, VI Outputs, VO Package Thermal Impedance, JA Storage Temperature, TSTG
TABLE 4A. POWER SUPPLY DC CHARACTERISTICS, VDD = VDDA = VDDO = 3.3V5%, TA = 0C TO 70C
Symbol VDD VDDA VDDO IDD IDDA IDDO Parameter Core Supply Voltage Analog Supply Voltage Output Supply Voltage Power Supply Current Analog Supply Current Output Supply Current Test Conditions Minimum 3.135 3.135 3.135 Typical 3.3 3.3 3.3 70 6 27 Maximum 3.465 3.465 3.465 Units V V V mA mA mA
TABLE 4B. LVCMOS/LVTTL DC CHARACTERISTICS, VDD = VDDA = VDDO = 3.3V5%, TA = 0C TO 70C
Symbol VIH VIL IIH IIL VOH Parameter Input High Voltage Input Low Voltage Input High Current Input Low Current OE, M1:0, N1:0 OE, M1:0, N1:0 VDD = VIN = 3.465V VDD = 3.465V, VIN = 0V -150 2.6 0.5 Test Conditions Minimum 2 -0.3 Typical Maximum VDD + 0.3 0.8 5 Units V V A A V V
Output High Voltage; NOTE 1
Output Low Voltage; NOTE 1 VOL NOTE 1: Outputs terminated with 50 to VDD/2. See Parameter Measurement Information Section, "3.3V Output Load Test Circuit".
TABLE 5. CRYSTAL CHARACTERISTICS
Parameter Mode of Oscillation Frequency Equivalent Series Resistance (ESR) Shunt Capacitance Drive Level 15.3125 Test Conditions Minimum Typical Fundamental 42.67 50 7 1 MHz pF mW Maximum Units
840001AK-34
www.icst.com/products/hiperclocks.html
3
REV. A MAY 6, 2005
PRELIMINARY
Integrated Circuit Systems, Inc.
ICS840001-34
FEMTOCLOCKSTMCRYSTAL-TOLVCMOS/LVTTL FREQUENCY SYNTHESIZER
Test Conditions Minimum Typical 100 106.25 100MHz, Integration Range: 637kHz to 10MHz 106.25MHz, Integration Range: 637kHz to 10MHz 20% to 80% 0.54 0.38 470 50 Maximum Units MHz MHz ps ps ps %
TABLE 6. AC CHARACTERISTICS, VDD = VDDA = VDDO = 3.3V5%, TA = 0C TO 70C
Symbol fOUT Parameter Output Frequency
tjit(O)
t R / tF
RMS Phase Jitter (Random); NOTE 1 Output Rise/Fall Time
odc Output Duty Cycle All parameters are characterized @ 100MHz and 106.25MHz. NOTE 1: Please refer to the Phase Noise Plot.
840001-34AK
www.icst.com/products/hiperclocks.html
4
REV. A MAY 6, 2005
PRELIMINARY
Integrated Circuit Systems, Inc.
ICS840001-34
FEMTOCLOCKSTMCRYSTAL-TOLVCMOS/LVTTL FREQUENCY SYNTHESIZER
PARAMETER MEASUREMENT INFORMATION
1.65V 5%
Phase Noise Plot
Noise Power
VDD, VDDA, VDDO
SCOPE
Qx
Phase Noise Mask
LVCMOS
GND
f1
Offset Frequency
f2
-1.65V 5%
RMS Jitter = Area Under the Masked Phase Noise Plot
3.3V OUTPUT LOAD AC TEST CIRCUIT
RMS PHASE JITTER
V
DD
Q0
2
80% 20% tR
80% 20% tF
t PW
t
PERIOD
Clock Outputs
odc =
t PW t PERIOD
x 100%
OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD
OUTPUT RISE/FALL TIME
840001AK-34
www.icst.com/products/hiperclocks.html
5
REV. A MAY 6, 2005
PRELIMINARY
Integrated Circuit Systems, Inc.
ICS840001-34
FEMTOCLOCKSTMCRYSTAL-TOLVCMOS/LVTTL FREQUENCY SYNTHESIZER APPLICATION INFORMATION
POWER SUPPLY FILTERING TECHNIQUES
As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS840001-34 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. VDD, VDDA and VDDO should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a 10 resistor along with a 10F and a .01F bypass capacitor should be connected to each VDDA pin.
3.3V VDD .01F 10
VDDA .01F 10F
FIGURE 1. POWER SUPPLY FILTERING
CRYSTAL INPUT INTERFACE
The ICS840001-34 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in Figure 2 below were determined using a 26.5625MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.
XTAL_OUT C1 33p X1 18pF Parallel Crystal XTAL_IN C2 22p
Figure 2. CRYSTAL INPUt INTERFACE
840001-34AK
www.icst.com/products/hiperclocks.html
6
REV. A MAY 6, 2005
PRELIMINARY
Integrated Circuit Systems, Inc.
ICS840001-34
FEMTOCLOCKSTMCRYSTAL-TOLVCMOS/LVTTL FREQUENCY SYNTHESIZER RELIABILITY INFORMATION
TABLE 7. JAVS. AIR FLOW TABLE
FOR
16 LEAD VFQFN
JA at 0 Air Flow (Linear Feet per Minute)
0
Multi-Layer PCB, JEDEC Standard Test Boards 51.5C/W
TRANSISTOR COUNT
The transistor count for ICS840001-34 is: 2805
840001AK-34
www.icst.com/products/hiperclocks.html
7
REV. A MAY 6, 2005
PRELIMINARY
Integrated Circuit Systems, Inc.
ICS840001-34
FEMTOCLOCKSTMCRYSTAL-TOLVCMOS/LVTTL FREQUENCY SYNTHESIZER
16 LEAD VFQFN
PACKAGE OUTLINE - K SUFFIX
FOR
TABLE 8. PACKAGE DIMENSIONS
JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS SYMBOL N A A1 A3 b e ND NE D D2 E E2 L 0.25 0.30 0.25 3.0 1.25 0.50 0.18 0.50 BASIC 4 4 3.0 1.25 0.80 0 0.25 Reference 0.30 MINIMUM 16 1.0 0.05 MAXIMUM
Reference Document: JEDEC Publication 95, MO-220
840001-34AK
www.icst.com/products/hiperclocks.html
8
REV. A MAY 6, 2005
PRELIMINARY
Integrated Circuit Systems, Inc.
ICS840001-34
FEMTOCLOCKSTMCRYSTAL-TOLVCMOS/LVTTL FREQUENCY SYNTHESIZER
Marking 1A34 1A34 Package 16 Lead VFQFN 16 Lead VFQFN Shipping Packaging tray 2500 tape & reel Temperature 0C to 70C 0C to 70C
TABLE 9. ORDERING INFORMATION
Part/Order Number ICS840001AK-34 ICS840001AK-34
PCI ExpressTM is a trademark of PCI-SIG Corporation. All trademarks mentioned are the property of their respective owners. The aforementioned trademarks, HiPerClockSTM and FemtoClocksTM are a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments. 840001AK-34
www.icst.com/products/hiperclocks.html
9
REV. A MAY 6, 2005

▲Up To Search▲

Price & Availability of ICS840001-34

	To Download ICS840001-34 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .